

Implementing Multi-Gigabit Serial Links in a System of PCBs

Donald Telian April 2002 rev. 1.2

XILINX° IEM MindRiver

Electron Group

### **About the Author**

#### **Donald Telian**

Technologist, Cadence Design Systems



Donald has been involved in high-speed PCB design for over 17 years. At Cadence, he works with industry leaders to develop next generation tools, technologies, and "Design Kits" to support advances in technology. Prior to that, Donald worked at Intel Corporation where he founded and managed the Signal Integrity Engineering group that resolved high-speed design issues for 10 Intel Architecture desktop platforms for 486, Pentium(R), and PentiumPro processor-based systems. He also led the design and validation of the PCI Bus electrical specification, co-wrote the original IBIS specification, and founded the IBIS Open Forum.





### **Multi-Gigabit Links on PCBs**

### AGENDA

- Industry Trends
- Process Overview
- Process Step Details
- Summary & Resources





### **Multi-Gigabit Links on PCBs**

# AGENDA

### Industry Trends

- Data Movement
- Analog Challenges
- Higher Integration
- New Solutions
- Process Overview
- Process Step Details
- Summary & Resources





### **#1: Data Movement**

### "Data Processing" to "Packet Switching"







Fabrics

# **#2: Analog Challenges**

"A state-of-the-art serial link can move 3.125 Gbits/s - three to four times faster than Rambus and other high-speed interfaces. Achieving that speed across a backplane is not easy. ... fabric designers must possess high-speed analog expertise to keep pace."

Linley Gwennap "Fabrics make the switch", EETimes January 14, 2002 – page 37









### **#3: Higher Integration**



cādence

"We're now at the point where it's getting cheaper to put more gates behind a fast serial line than to lay down copper traces."

> Jim Pappas, Intel – commenting on why 3GIO used serial technology and PCI used parallel – EETimes February 18, 2002 page 92





### **New Solutions**

- Virtex-II Pro<sup>™</sup> FPGA with Rocket I/O<sup>™</sup> transceivers
  - Up to 3.125 Gbits/s
  - Supports XAUI, Infiniband, 3GIO, ...
- SPECCTRAQuest

- High-speed PCB constraint & analysis
- Integrated IC and PCB simulation
- High-Speed Design Kits
  - Fastlane to implementation
  - First of its kind offering







### **Multi-Gigabit Links on PCBs**

### AGENDA

Industry Trends

### Process Overview

- Flow Diagram
- Iterations
- Getting Started
- Process Step Details
- Summary & Resources





### **Process Overview**



### **Remove Iterations**



## **Getting Started**

### Start by gathering these components



### **Multi-Gigabit Links on PCBs**

### AGENDA

- Industry Trends
- Process Overview
- Process Step Details
  - Challenges & solutions for each step
- Summary & Resources





### **#1: Architecture**

Propose System Architecture





# #2: Feasibility cont'd

#### Feasibility Simulations



# 1 & 2: Concurrency

- Direct use of silicon model in SPECCTRAQuest
  - Encrypted too
- > 20x faster to include
  - Compared to conversion to behavioral model (data in notes)
- SPECCTRAQuest

cādence

 Supports IBIS 3.2, Hspice, and MacroModel structures Can use structural transistor-level (Hspice) models concurrent with IC development & test



Propose

**System** 

**Architecture** 



Feasibility

**Simulations** 

### **Simulator Option**

Can use Hspice option for:1. Concurrent IC/PCB Design2. Complex Silicon Models





# **#3: Solution Space**

**Solution** Space **Simulations** 

- Test / Determine
  - Voltage Swing
  - Pre-emphasis
  - AC Coupling
  - Impedance Match
  - Terminations
  - -ISI, PRBS, 8b/10b
  - Jitter Tolerance

- Target / Tolerance
  - PCB Stackup
  - PCB Materials
  - Trace Geometries
  - Xtalk Spacing
  - Signal Attenuation
  - Route Mis-match
  - Power Rails





Cadence ISI=Inter-Symbol Interference, PRBS=Pseudo-Random Bit Sequence, 8b/10b=see notes

# **#3: Solution Space cont'd**

#### **Solution Space Simulations**

- Same Environment
- Sweep Simulations
- Stimulus Patterns
- Eye Diagrams •
- **Bound Solution** •

🝃 Sweep Sampling

Sweep Sampling

Sweep Coverage:

Percent:

Cancel

Count:

Continue





- Schematic, Simulation, Layout Tools



### **#5: PCB Layout**

#### High-Speed PCB Layout

 High-speed constraints - Electrical - Physical - Timing • Real-time margins in Constraint Manager





### **#6: Verification**

#### Virtual Verification

- DRC Reports
- CM "Green"
- Post-Layout Simulation
  - Direct from PCB
  - Waveforms
  - Reports



### **#6: Virtual Debug**

Virtual Verification

 Failure?
Extract differential net to electrical view

3. Examine, debug, simulate, fix

![](_page_23_Figure_4.jpeg)

### **Process Review**

![](_page_24_Figure_1.jpeg)

### #7: Tapeout !

By using the process, simulations, and automation described, you're ready to tapeout an error-free Multi-Gigabit system design

![](_page_25_Figure_2.jpeg)

![](_page_25_Picture_3.jpeg)

![](_page_25_Picture_4.jpeg)

### **Multi-Gigabit Links on PCBs**

### AGENDA

- Industry Trends
- Process Overview
- Process Step Details
- Summary & Resources

![](_page_26_Picture_6.jpeg)

![](_page_26_Picture_7.jpeg)

# Summary

- Multi-gigabit links are becoming mainstream
- A high-speed implementation process is needed for first-pass success
- High-speed Design Kits are available to assist
  - Xilinx Rocket I/O and Cadence SPECCTRAQuest

![](_page_27_Picture_5.jpeg)

![](_page_27_Picture_6.jpeg)

![](_page_27_Picture_7.jpeg)

# **Recommended Resources**

- Virtex II Pro FPGA
  - http://www.xilinx.com/virtex2pro/
- Rocket I/O
  - http://www.xilinx.com/products/virtex2pro/rocketio.htm
- Xilinx SPECCTRAQuest Design Kit
  - <u>http://www.xilinx.com/support/software/spice/spice-request.htm</u>
  - Click license NDA, download free Kit
  - <u>http://www.xilinx.com/publications/xcellonline/partners/xc\_speckit42.htm</u>
- Cadence High-Speed PCB Tools
  - Visit the booth at the Conference
  - www.pcb.cadence.com
  - www.pcbhighspeed.com
  - <u>www.specctraquest.com</u>
  - Design Kits: <u>http://www.specctraquest.com/Optimize/DesignKits.asp</u>

![](_page_28_Picture_15.jpeg)

![](_page_28_Picture_16.jpeg)

![](_page_28_Picture_17.jpeg)

**SPECCTRAQuest** 

Schematic

Rocket I'O

Layout

IRTEX

# **Design Kit Contents**

![](_page_29_Picture_1.jpeg)

**Layout Guideline Constraint Files** 

orren

![](_page_29_Picture_4.jpeg)

cādence

![](_page_29_Picture_5.jpeg)

web-site

...all organized into a