

MOVE INTO THE FAST LANE WITH GIGAHERTZ TECHNOLOGY FROM CADENCE

How to Build Fast and Accurate Multi-Gigabit Transceiver MacroModels

Donald Telian

Copyright © 2004, Cadence Design Systems Inc.

About the Presenter



Donald Telian has been involved in high-speed PCB design for over 18 years. At Cadence, he works with industry leaders to develop next generation tools, technologies, and "Design Kits" to support advances in technology. Prior to that, Donald worked at Intel Corporation where he founded and managed the Signal Integrity Engineering group that resolved high-speed design issues for 10 Intel Architecture desktop platforms for Pentium(R) processor-based systems. He also led the design and validation of the PCI Bus electrical specification, originated IBIS modeling, and founded the IBIS Open Forum.




- 1. Why Multi-GigaHertz (MGH) Simulation?
- 2. About SPECCTRAQuest MacroModels
- 3. Understanding Pre-Emphasis
- 4. Building MacroModels
- 5. Demonstration
- 6. Summary





Why Simulate MGH Links?



Die side

- Externally measured signal can not be distinguished (acute at 5+ Gbps)
- This requires probing *inside the IC* to do the measurement
- Must perform system simulation to engineer solution
- PCI Express guideline: "all interconnect paths must be simulated to ensure proper performance and compliance"




Tx/Rx Model (Simulator) Options

- Transistor-Level Model
 - + Accurate, available from IC design process
 - Long simulation time


• IBIS

- + Fast simulation, wide vendor support
- Rarely used for MGH applications
- No simple solution for pre-emphasis
- MacroModel
 - + Fast simulation, nodal language
 - Can be challenging to build






MGH Serial Link Simulation Consideration



- Contour plots of interior eye region vs. # bits
- Eye shrinks with more bits simulated
- Need to simulate lots of bits to verify design





- It takes 1 million bits to round the knee on the curve
- Typical transistor-level simulation would require 420 days
- MacroModels typically simulate hundreds of times faster




- 1. Why Multi-GigaHertz (MGH) Simulation?
- 2. About SPECCTRAQuest MacroModels
 - 3. Understanding Pre-Emphasis
 - 4. Building MacroModels
 - 5. Demonstration
 - 6. Summary



SPECCTRAQuest MacroModels

- SPECCTRAQuest feature for many years now
 - Nodal, behavioral, spice-like (espice) syntax
 - Includes special elements unique to high-speed PCB
- MGH MacroModel templates can be downloaded now
 - Pre-emphasis/equalization drivers/receivers on www.specctraquest.com
 - <u>http://register.cadence.com/register.nsf/macroModeling?OpenForm</u>
 - These templates will be used in this presentation
- PCI Express MacroModels available in March (Optimize -> DesignKits)
- More MacroModel info at:
 - <u>http://www.specctraquest.com/Optimize/O_Models.asp#macromodels</u>
- Useful to model both known and "what_if..." behaviors

MacroModels: Good for Both Flows




- In Design-in flow, MacroModel conforms to silicon behavior
- In Design flow, MacroModel determines ideal silicon behavior

-More and more IC design problems are solved this way




- 1. Why Multi-GigaHertz (MGH) Simulation?
- 2. About SPECCTRAQuest MacroModels
- · 3. Understanding Pre-Emphasis
 - 4. Building MacroModels
 - 5. Demonstration
 - 6. Summary






Main Challenge: Loss Compensation



Channel loss causes decrease in signal amplitude




Goal: Flatten Channel Response



Attenuate low frequencies, boost high frequencies



Some Common Techniques




Attenuate low frequencies, boost high frequencies




Transmit Pre/De-Emphasis






Boost high frequencies, attenuate low frequencies

Tx Implementation








Tx Implementation









Tx Implementation










- Main stage (blue) shows basic digital signal
- De-emphasis stage (red) shows the scaled-down, inverted, delayed signal
- Combine these (black) to see the multi-gigabit signal




- 1. Why Multi-GigaHertz (MGH) Simulation?
- 2. About SPECCTRAQuest MacroModels
- 3. Understanding Pre-Emphasis
- 4. Building MacroModels
 - 5. Demonstration
 - 6. Summary









- If correlating, get a waveform of your silicon model into a known load

Get the MacroModel templates from www.specctraquest.com



Where to Place Data in Template


TX

- Normal IBIS data
 - Vtt
 - Rt
 - Pulldown VI Curve
 - Ramp rate
 - C_comp
- Additional data
 - Unit interval
 - Pre-emphasis dB, or
 eqdb
 - Scale factor (x)
 cf1
 - If you get all this right, your model will be "close"

- Place in template
 - (Pullup (ReferenceVoltage
 - rt
 - (Pulldown (VICurve
 - (Ramp (dt
 - (C_comp and/or padcap
 - bitp



Adjusting Behavior (or, Correlation)





23



Τχ

Relating Specs* to Model Parameters



cadence

4.3.3. Differential Transmitter (TX) Output Specifications

The following table defines the specification of parameters for the differential output at all Transmitters (TXs). The parameters are specified at the component pins.

Symbol	Parameter	Min	Nom	Max	Units	Comments	
UI	Unit Interval	399.88	400	400.12	ps	Each UI is 400 ps +/-300 ppm. UI does not account for SSC dictated variations. See Note 1.	bitp
V _{TX-DIFFp-p}	Differential Peak to Peak Output Voltage	0.800		1.2	v	$\label{eq:VTX-DIFFP-p} \begin{split} V_{TX-DIFFP-p} &= 2^{\star} V_{TX-D+}, V_{TX-D}. \\ See \ Note \ 2. \end{split}$	scale
V _{TX-DE-RATIO}	De-Emphasized Differential Output Voltage (Ratio)	-3.0	-3.5	-4.0	dB	This is the ratio of the V _{TX-DIFFPP} of the second and following bits after a transition divided by the V _{TX-DIFFPP} of the first bit after a transition. See Note 2.	eqdb
T _{TX-RISE} , T _{TX-FALL}	D+/D- TX Output Rise/Fall Time	0.125		~	UI	See Notes 2 and 5.	Ramp dt, padcap
ZTX-DIFF-DC	DC Differential TX Impedance	80	100	120	Ω	TX DC Differential Mode Low impedance	rt
Z _{TX-DC}	Transmitter DC Impedance	40		8	Ω	Required TX D+ as well as D- DC impedance during all states	rt


Table 4-5: Differential Transmitter (TX) Output Specifications

*Specs courtesy of PCI Express[™] Base Specification 1.0a pages 211 & 212



Technical Notes


- Use [Ramp] data instead of VT curves
 - Works fine for these CML (non-push/pull) drivers
 - Eliminates charge storage and over-clocking issues
 - Much simpler to adjust and correlate
- Some Tx designs exhibit miller capacitance effects
 - May cause slight miscorrelation when pulldown is on
 - See "Data Dependent Buffer Characteristics" Arpad Muranyi
 - http://www.eda.org/pub/ibis/summits/jan03/muranyi.pdf
 - May offer template for this, if necessary
- Visit "Modeling" discussion group at <u>www.pcbhighspeed.com</u>





Early User Feedback & Correlation

"Altera successfully adapted the MacroModel templates to produce fast and accurate models of our multi-gigabit transceivers. Not only did the resulting model correlate well, it also simulates between 20 to 400 times faster than its transistorlevel counterpart. And the model can be easily adjusted to match the behaviors of actual silicon measured in the lab."




Correlation: MacroModel vs TransistorModel

"Overall, the templates were simple to work with and very valuable amidst the challenges of multi-gigahertz design."




- 1. Why Multi-GigaHertz (MGH) Simulation?
- 2. About SPECCTRAQuest MacroModels
- 3. Understanding Pre-Emphasis
- 4. Building MacroModels
- 5. Demonstration
 - 6. Summary





- 1. Why Multi-GigaHertz (MGH) Simulation?
- 2. About SPECCTRAQuest MacroModels
- 3. Understanding Pre-Emphasis
- 4. Building MacroModels
- 5. Demonstration
- 6. Summary







- It is important to simulate MGH serial links
- Link simulations should be done with long bit patterns
- Long simulations require fast models
- SQ MacroModels are fast, and templates are available
- The steps to build your MacroModel have been outlined here





