

# DESIGNCON 2012

WHERE CHIPHEADS CONNECT



## Channel Eye Diagram Generation, Pre-Hardware

Tutorial 2-MP2, Session 3



# DESIGNCON 2012

WHERE CHIPHEADS CONNECT



**Donald Telian** is an independent Signal Integrity Consultant. Building on over 25 years of SI experience at Intel, Cadence, HP, and others, his recent focus has been on helping customers correctly implement today's Multi-Gigabit serial links. His numerous published works on this and other topics are available at his website [siguys.com](http://siguys.com). Donald is widely known as the SI designer of the PCI bus and the originator of IBIS modeling, and has taught SI techniques to thousands of engineers in more than 15 countries.

New Technologies for 6 Gbps Serial Link  
Design & Simulation, a Case Study  
Session # 8ICP8



Presented at  
cadence designer network



- Pre-Hardware Methodology
  - Hitachi Disk
  - IBM SerDes
- 1st 6 Gbps SAS
- 1st AMI Paper
- 2 Paper Awards
- 7-Step Process

DesignCon 2009

New Serial Link Simulation Process,  
6 Gbps SAS Case Study

Donald Telian, SI Consultant  
[telian@siguys.com](mailto:telian@siguys.com)

Paul Larson, Hitachi GST  
[paul.larson@hitachi-gst.com](mailto:paul.larson@hitachi-gst.com)

Revinder Ajmani, Hitachi GST  
[Revinder.Ajmani@hitachi-gst.com](mailto:Revinder.Ajmani@hitachi-gst.com)

Kent Dransfield, IBM  
[kdransfi@us.ibm.com](mailto:kdransfi@us.ibm.com)

Aide Harees, IBM  
[aide@uk.ibm.com](mailto:aide@uk.ibm.com)



Electronics

# Industry Bias



**Pre-Hardware**



**Post-Hardware**

- While confirming performance on physical hardware is important
  - And there's lots of investment in this
- There's much to gain figuring out how to do that pre-hardware
  - Challenging since many specs/standards assume post-hardware

DesignCon 2012 Tutorial 2-MP2


Slide 3

Copyright © 2012, SiGuys

# Agenda



- ➡ • System-level
  - Adding Active Models
  - Analysis Techniques and Process
- Concepts
  - Necessary Building Blocks




DesignCon 2012 Tutorial 2-MP2


Slide 4

Copyright © 2012, SiGuys

# Serial Link Channel Models





## Passive Channel Loss



- Good models =
- Correct loss =
- Right Amplitude =
- Correct Eye

- SSE21 ≠ SDD21

- Industry Masks
  - IL, ILD, RL, FA, ICR



DesignCon 2012 Tutorial 2-MP2



Slide 6

Copyright © 2012, SiGuys


# Adding Active Tx/Rx Models




CtrlTx/Rx – 4" trace – Conn – BpVia – 16" tr – BpVia – Conn – 100Ohm 1" mstrip trace – Pkg – IBM Tx/Rx



Voltages, System Loss,  
Time Delay Reasonable



Short TD Eye at Rx Input  
Mostly Collapsed



Eye Re-opened, AMI Model,  
Rx DFE Functioning

DesignCon 2012 Tutorial 2-MP2

Slide 7

Copyright © 2012, SiGuys

# Types of Active Models



- Transistor-Level
- IBIS
- IBIS-AMI
- AMS / Verilog-A
- "Spec" Models
- Native to IC design
- Unwieldy with lots of EQ
- Ok for 2-tap Tx & analog Rx
- Handles EQ complexity
- Fast simulation
- Gaining support / momentum
- Highly configurable, but...
- Valuable, flexible
- Can implement in any format



DesignCon 2012 Tutorial 2-MP2

Slide 8



Copyright © 2012, SiGuys

## “Spec” Models

SATA Spec  
Voltage Swing &  
Edge Rates



~PCI Express  
Voltage Swing &  
Edge Rates



- Craft from base set of parameters in Specs
- Covers range of spec-compatible devices


DesignCon 2012 Tutorial 2-MP2

Slide 9

Copyright © 2012, SiGuys

## Types of Serial Link Analysis

1. SPICE .tran
2. Convolution



3. Statistical

4. Peak Distortion Analysis, PDA  
(Worst bit-pattern)

010111111010101000111100101010000

DesignCon 2012 Tutorial 2-MP2

Slide 10

Copyright © 2012, SiGuys

# Technology Comparison



Name	Technology	Pro	Con	Data Pattern	Sim Speed	Max #bits
SPICE	timestep nodal equations	uses silicon model	very slow simulation	any	very slow	~1,000
Convolution	FFT - iFFT	outputs td waveforms	slower than statistical	any	medium	~10,000,000
Statistical	probability functions	calculation of BER	random data pattern	random	fast	no limit
PDA	worst bit pattern	pattern for SPICE	not widely adopted	finds worst	fast	na


- In the short term, you'll need to understand each solution and work with all of them

DesignCon 2012 Tutorial 2-MP2

Slide 11

Copyright © 2012, SiGuys

## SPICE / Conv-Stat Correlation





- Initially, hard to move beyond SPICE .tran
  - Helpful to correlate techniques
  - Convolution/Statistical yields smaller eye from more bits
- Once transitioned, LOTS of new capabilities

DesignCon 2012 Tutorial 2-MP2


Slide 12

Copyright © 2012, SiGuys



# Agenda

- System-level
  - Adding Active Models
  - Analysis Techniques and Process
- ➔ • Concepts
  - Necessary Building Blocks



DesignCon 2012 Tutorial 2-MP2

Slide 15

Copyright © 2012, SiGuys

## Conceptual Building Blocks

- Differential Signal
- Tx/Rx SerDes
- Serial Link
- Eye
- BER
- Jitter
- Equalization
- Discontinuities




DesignCon 2012 Tutorial 2-MP2

Slide 16

Copyright © 2012, SiGuys



## Elements in a Serial Link



Transmitter

Channel

Receiver

All Serial Links use these 3 items to transmit a differential signal

DesignCon 2012 Tutorial 2-MP2

Slide 17

Copyright © 2012, SiGuys

## Why Differential Signaling?



- Really, all signals are “differential”
  - Meaning, they are referenced to something
    - Typically “Ground”
- A “Differential Signal” carries its own reference
  - “Ground” is increasingly an inconsistent reference
    - Across systems, cables, split planes, ground bounce
- Other advantages typically cited
  - Less crosstalk, pwr/gnd rail noise, EMI
  - P/N coupled to each other, less to return path
  - Better for long distances at lower cost



DesignCon 2012 Tutorial 2-MP2


Slide 18

Copyright © 2012, SiGuys

## Example: Connector Loss



- **SDD21**
  - Differential
- **SSE21**
  - Single-ended
- **SCC21**
  - Common




SAS Connector Model Courtesy Amphenol TCS


## Understanding Analog Tx/Rx



- The simple IO had a set of characteristics
  - Imped (VI), T<sub>rf</sub> (VT)
- And the differential Tx and Rx do too
  - V<sub>swing</sub>, T<sub>rf</sub>, V<sub>cm</sub>, R<sub>term</sub>, Pre-emp%
- Same Tx/Rx handles multiple standards
  - Often programmable



# SerDes = Serializer/Deserializer



source: <http://www.altera.com/products/devices/stratix2gx/features/transceiver/s2gx-mgt-transceiver.html>


- Some may use the term for Analog portion only
- Hundreds of times more silicon area than a simple digital I/O

## Serial “Link”



- Typically
  - “Channel” = one Tx to Rx connection (half duplex)
  - “Lane” = one channel in each direction (full duplex)
  - “Link” = one or more lanes for serial communication
- “Serial” means single bits flow from Tx to Rx

# Frequency



- 2 bits = One cycle/period, hence
- Maximum Frequency =  $\frac{1}{2}$  Data Rate
  - For example, a 6 Gbps link operates at 3 GHz max
    - There's way too much confusion about this
- This is further confused by "12 Gbps" links that are actually 4 x 3 Gbps lanes in parallel


DesignCon 2012 Tutorial 2-MP2

Slide 23

Copyright © 2012, SiGuys

# Eye Diagram

- Wraps a time domain waveform back on itself
  - Every "bit time" or Unit Interval (UI)
    - Assuming an ideal (recovered) clock
- Many eye formats
  - Time domain
  - Contour
  - Density (2D, 3D)




DesignCon 2012 Tutorial 2-MP2

Slide 24

Copyright © 2012, SiGuys

## Eye = Baseline Channel Metric

- Standard Metrics
  - Rx Eye Height (mV)
  - Rx Eye Width (UI or pS)
- Capture ~million bits
  - Get beyond knee
- Statistical jitter sources
  - Width at 1e12 bits
- Baseline metric
  - Ht/Wd, mV/UI, **156/0.41**
- Often, only Tj is given
  - $Wd = UI - Tj$




DesignCon 2012 Tutorial 2-MP2

Slide 25

Copyright © 2012, SiGuys

## Jitter – Other Side of Ht/Wd




- Most often “jitter” just refers to time
- However, voltage “jitter” is a helpful concept as well

DesignCon 2012 Tutorial 2-MP2

Slide 26

Copyright © 2012, SiGuys

## Serial Link Jitter



- Total ( $T_j$ )
- Sinusoidal ( $S_j / P_j$ )
- Deterministic ( $D_j$ )
- Duty Cycle Dist (DCD)
- Random ( $R_j$ )
- Various others (?!)

DesignCon 2012 Tutorial 2-MP2

Slide 27

Copyright © 2012, SiGuys

## Using Tx $R_j$ in Simulators



- Most tools expect a  $1\sigma$ /RMS value ( $R_{j\_rms}$ )
  - Typically 0.005 UI to 0.015 UI (or, 0.5-1.5 %UI)

Physical scientists often use the term "root mean square" as a synonym for [standard deviation](#) when referring to the square root of the mean squared deviation of a signal from a given baseline or fit. [citation needed] This is useful for electrical engineers in calculating the "AC only" RMS of a signal. Standard deviation being the root mean square of a signal's variation about the mean, rather than about 0, the DC component is removed (i.e.  $RMS(signal) = Stdev(signal)$  if the mean signal is 0).  
[http://en.wikipedia.org/wiki/Root\\_mean\\_square#Relationship\\_to\\_the\\_arithmetic\\_mean\\_and\\_the\\_standard\\_deviation](http://en.wikipedia.org/wiki/Root_mean_square#Relationship_to_the_arithmetic_mean_and_the_standard_deviation)

- Many datasheets specify a peak-to-peak value ( $R_{j\_pp}$ )
  - Typically 0.07 to 0.21 UI
- At a BER of  $10e-12$ :  $R_{j\_pp} = 14.069 * R_{j\_rms}$
- An incorrect  $R_j$  value causes inaccurate simulations
  - Very important to enter this correctly

DesignCon 2012 Tutorial 2-MP2

Slide 28

Copyright © 2012, SiGuys

## BER = Bit Error Rate




- Related to Rx eye
- System-level measure of link performance
  - Also CER (Character) and FER (Frame)
- Simply put:  $\# \text{Bit\_Errors} / \# \text{Bits}$ 
  - Some times called “Bit Error Ratio”
- Targets are very small values
  - Typically  $1\text{e-}12$
  - Or, 1 error in 1 Terabits
- In time, @ 3 Gbps
  - Longer, for higher confidence

BER	Time
$1\text{e-}12$	5 Minutes
$1\text{e-}15$	4 Days
$1\text{e-}17$	1 Year

## Pre-Hardware Simulation



- Most standards stress the Rx
  - And then measure/confirm BER
  - This is a post-hardware methodology
- To do this in simulation, you need:
  1. System-level model of channel (S-params, etc.)
  2. Accurate Tx / Rx models with all EQ stages
  3. Simulation tools that use the full models and show the Rx eye shape against #bits and/or probability
  4. Clear statements from the SerDes Rx vendor regarding eye requirements at the Rx latch and how that relates to a BER
- SerDes vendors typically need to be pushed to provide this data (tie delivery to a PO?)





- DesignCon 2012 Tutorial 2-MP2

Slide 31

Copyright © 2012, SiGuys



DesignCon 2012 Tutorial 2-MP2

Slide 32


Copyright © 2012, SiGuys



## Typical Tx EQ



- Normal Tx data
  - $V_{tt}$
  - $R_t$
  - Pulldown VI Curve
  - Ramp rate
  - $C_{comp}$
- Additional “taps”
  - Unit interval
  - Pre-emphasis dB, or
    - Scale factor (x)
- Tx Advantage: Signal is known




DesignCon 2012 Tutorial 2-MP2

Slide 33


Copyright © 2012, SiGuys

## Parameters in Waveform



- Scaled signal in red is Tx bit pattern inverted and one UI later

- Tx's pre-knowledge of UI and pattern enables better EQ and pre-cursor tap
  - Often makes Tx source better than a re-driver



DesignCon 2012 Tutorial 2-MP2

Slide 34

Copyright © 2012, SiGuys

## Parameters in Specs\*



### 4.3.3. Differential Transmitter (TX) Output Specifications

The following table defines the specification of parameters for the differential output at all Transmitters (TXs). The parameters are specified at the component pins.

Table 4-5: Differential Transmitter (TX) Output Specifications

Symbol	Parameter	Min	Nom	Max	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	Each UI is 400 ps $\pm 300$ ppm. UI does not account for SSC dictated variations. See Note 1.
$V_{TX,DIFF-P}$	Differential Peak to Peak Output Voltage	0.800		1.2	V	$V_{TX,DIFF-P} = 2 *  V_{TX,D+} - V_{TX,D-} $ See Note 2.
$V_{TX,DE-RATIO}$	De-Emphasized Differential Output Voltage (Ratio)	-3.0	-3.5	-4.0	dB	This is the ratio of the $V_{TX,DIFF-P}$ of the second and following bits after a transition divided by the $V_{TX,DIFF-P}$ of the first bit after a transition. See Note 2.
$T_{TX-RISE}, T_{TX-FALL}$	D+/D- TX Output Rise/Fall Time	0.125			UI	See Notes 2 and 5.
$Z_{TX-DIFF-DC}$	DC Differential TX Impedance	80	100	120	$\Omega$	TX DC Differential Mode Low Impedance
$Z_{TX-DC}$	Transmitter DC Impedance	40			$\Omega$	Required TX D+ as well as D- DC impedance during all states

\*Specs courtesy of PCI Express™ Base Specification 1.0a pages 211 & 212

Tx  
Parameter:

Bit Time

V<sub>swing</sub>


Scale Factor

Ramp dt, C<sub>comp</sub>

R<sub>t</sub>

R<sub>t</sub>

## #Taps & Tx FFE Voltage Levels



cursor+1

cursor+2


cursor+3

- # levels =  $2^x$ , where x = # of non-cursor taps
- terminology can be confusing (1-tap or 2-tap?)

## Tx EQ Balancing

- 2' chan, 1-post Tx, Rx eye
- Under-equalized
  - 115mV/95pS, 414mV/105pS
  - Ht / Wd , V\_jit / T\_jit
- Over-equalized
  - 144mV/140pS, 170mV/60pS
- Well-equalized
  - 283mV/171pS, 123mV/29pS

*Minimizing voltage jitter also minimizes time jitter and helps stabilize system*




DesignCon 2012 Tutorial 2-MP2

Slide 37

Copyright © 2012, SiGuys

## Typical Rx EQ




- Rx EQ is more challenging, data NOT known
- Rx EQ often compensates for >15 dB of loss
  - CTLE = Continuous Time Linear Equalizer
    - Or simply "Linear Equalizer" or "Peaking Filter"
  - DFE = Decision Feedback Equalizer
- Increasingly, signal is measured at "Rx Latch"
  - Since the eye is closed at Rx input

DesignCon 2012 Tutorial 2-MP2

Slide 38

Copyright © 2012, SiGuys

# The Impulse Response




- System interconnect's "fingerprint"
- Reveals Tx to Rx "loss" (similar to eye or S\_21)
- Reveals "Interconnect Storage Potential (ISP)"
  - From which we can determine # bits to simulate
  - ISP detailed in Intel/Cadence DesignCon 2005 paper  
[http://www.sigguys.com/resources/2005\\_DesignCon\\_New\\_MGH\\_Techniques\\_ISP\\_CA\\_PCle\\_SATA.pdf](http://www.sigguys.com/resources/2005_DesignCon_New_MGH_Techniques_ISP_CA_PCle_SATA.pdf)

DesignCon 2012 Tutorial 2-MP2

Slide 39

Copyright © 2012, SiGuys

# Impulse Response & "Cursors"



- All non-cursor signal causes ISI

DesignCon 2012 Tutorial 2-MP2

Slide 40

Copyright © 2012, SiGuys

## Balancing System EQ



- Only Tx can handle pre-cursor ISI
  - Due to foreknowledge of the bit pattern
- Both Tx FFE and Rx DFE handle post-cursor ISI
  - If Rx DFE is available, don't over-do Tx post-cursor EQ
  - Likely more efficient to intentionally under-equalize
- A clean eye delivered to an Rx pin that has DFE
  - Under-utilizes the Rx DFE
  - Provides the Rx with less signal amplitude to work with
  - Likely wastes power
- System-level view is needed
  - Concept is not intuitive, as signal at Rx pin is not optimized
  - However, eye at Rx Latch is likely improved 100%
  - "Simulating Large Systems with Thousands of Serial Links"


DesignCon 2012 Session 8-WA3

DesignCon 2012 Tutorial 2-MP2

Slide 41

Copyright © 2012, SiGuys

## Channel Discontinuities




- Tx transmits a bit many bit times before Rx receives the same bit
  - A 20" 6 Gbps channel contains about 20 bits
    - almost as though the channel has "memory"
- Discontinuities cause some amount of energy to bounce around
  - IC packages, PCB traces, vias, connectors, AC capacitors, cables...
- The remaining energy from previous bits interferes with new ones
  - Often called "Inter-symbol Interference" or "ISI" – causes eye closure
- Your task: remove or minimize discontinuities to open eye

DesignCon 2012 Tutorial 2-MP2

Slide 42

Copyright © 2012, SiGuys

## PCB Variables: System Relevance



DesignCon 2012 Tutorial 2-MP2

Slide 43

Copyright © 2012, SiGuys

Manage:


Tx

Bp

Rx!

## Manage Rx Discontinuities

- Impulse response of two same-length channels
- Red (short Rx len) eye 20% worse than green (long Rx len)



- Minimize via stubs, design AC cap structure
- Enforce minimum length: 40% more margin!

DesignCon 2012 Tutorial 2-MP2

Slide 44

Copyright © 2012, SiGuys

## Summary

- S-Parameters model passive structures
- System simulation adds active models
- Eye opening is primary metric
- Use of equalization growing
- Post-hardware bias fading
- New process emerging



**DESIGNCON 2012**

WHERE CHIPS ARE CONNECTED

**For More Info**

### “Simulating Large Systems with Thousands of Serial Links”

While not long ago a serial link was only a couple of wires, it's now becoming common for systems to include hundreds – and even thousands – of such links. This paper describes the development and analysis of a large system with thousands of serial links. Due to the system's size and complexity, the design team invested in a multi-year effort to build and qualify a virtual environment capable of both verifying connectivity and simulating any and all of the channels. Problematic channels with incomplete system-level connections, poor eye openings, or high BER are quickly identified. Performance limiters such as inherent discontinuities, cavity resonances, and Tx/Rx equalization imbalance are found and examined in detail. The virtual system is also used to guide design choices such as layer stacking, via construction, back-drilling, and trace/connector impedances. Processes to optimize and select equalization choices are also described.

SiGuys, Ericsson, SiSoft

8-WA3, Wednesday February 1, 10:15am, Ballroom K



**DESIGNCON 2012**

WHERE CHIPHEADS CONNECT



# Questions



[www.siguys.com](http://www.siguys.com)

