

European IBIS Summit May 11, 2016 Turin, Italy



Using IBIS-AMI Models to Maximize Performance Given SerDes EQ and Channel ISI & Loss

Donald Telian, SiGuys, Signal Integrity Consultant Todd Westerhoff, SiSoft, VP Semiconductor Relations

AGENDA

- Introduction
- AMI & Equalization
- Maximizing Performance
- Summary

Use IBIS-AMI to Maximize Performance



AGENDA

Introduction


- System-level Analysis
- How SI is Changing
- SerDes EQ Settings
- AMI & Equalization
- Maximizing Performance
- Summary

Use IBIS-AMI to Maximize Performance



Working at the System-Level


- AMI Models
- Equalization
- Automation
- Visualization
- Abstraction
- Compute Power





Design Example

- Thousands of links ("serial?")
- "Default" settings typically not ideal
- Blue = long / amplitude_constrained



"Moving Higher Data Rate Serial Links into Production" DesignCon 2014 best paper


Resolving Performance

- Relevant metric is BER
 - Not eye height and width
 - Combination of eye metrics
 - Diagonal line
- Two corrections necessary
 - Amp+ on medium length links
 - Improve discontinuity on short link

140.0

120.0

- Significant improve
 - BER=ok
 - Signals clustered



45.0

50.0 Stat Eve Width (ns) (r

4<u>0</u> 0

55.0

4Ō.O


Eye Height

Width

ക്ഷിന്

The Changing Face of SI


- Passive channel
 - Loss
 - Discontinuities
 - (flight times?!)
- Moving inside ICs
 - Thousands of options
 - Cross-functional
 - More impact






Working with SerDes Settings

- Newer space, growing importance
 - 10" << 01 or 10
- EQ complexity / options
 - PAM4, decreasing margin
 - Must balance Tx with Rx
- "Auto-Negotiation/Training" often isn't
 - Good goal, will take time to achieve
- Problems not only loss
 Traditional EQ targets loss
- SW-only fix
 - Rescues failing links







AGENDA


- Introduction
- AMI & Equalization
 - Types of Equalization
 - Pulse Response Analysis
 - Tx/Rx Setting Co-Optimization
 - Maximizing Performance
 - Summary

Use IBIS-AMI to Maximize Performance




Equalization Using IBIS-AMI


- AMI models
 - Tx = FFE
 - Rx = CTLE, DFE
- Warning:
 - AMI model EQ settings do not always match register settings!
- Need to know
 - What, when, where, how, why
 - Key: pulse response analysis






Pulse Response Analysis






"Channel Compliance Testing Utilizing Novel Statistical Eye Methodology", Anthony Sanders, DesignCon 2004



 Eye diagram derived from pulse response through recursive convolution




Ideal Pulse Response





© 2016 SiGuys SI Consulting

Real Pulse Response (a.k.a. the Channel Response)




Requires accurate Tx/Rx analog models to correctly predict ringing due to reflections




The ISI Pulse Response

Hula hoop algorithm determines clock sampling time. This is the maximum possible inner eye height.




Voltage and time scales show ISI contributions
Useful in evaluating EQ & predicting eye opening








Types of Equalization





Equalizing Pulse Responses





- Long channels: pre-cursor & tail ISI is usually the challenge
- Short channels: ringing is usually the challenge

GUYS

Evaluating EQ Tradeoffs










"Co-Optimize" Tx/Rx


Case Study

- 60%+ performance gains
- Allowed 25% longer links
- Enabled by AMI modeling
- Removed dozens of components
- Co-Optimization techniques
 - Hula-hoop algorithm
 - Equations for reducing ISI
 - System-level Tx/Rx EQ tradeoffs



"New SI Techniques for Large System Performance Tuning" DesignCon 2016

Case Study Scenario



New cards, newer SerDes, extends channel length
Can older SerDes succeed? ...need a Re-Timer?



AGENDA

- Introduction
- AMI & Equalization
- Maximizing Performance
 - S-Parameter Channels
 - Circuit-based Channels
 - PAM4 Channels
- Summary

Use IBIS-AMI to Maximize Performance




S-Parameter Channels


Range of characteristics


- 7 Industry Channels
- 6 Reflection Channels
- 6 Loss Channels
- 1 Failing Channel

Return Loss



Insertion Loss & Fitted Attenuation





Insertion Loss Deviation

2.0 4.0

0.0

6.0

4.0

2.0

0.0

-2.0

-4.0

-6.0



0.0

-5.0

-10.0

-15.0

-20.0

2.0

4.0

6.0

8.0

Hertz (GHz)


10.0 12.0


14.0

DB (db)


Analysis Setup

- Circuit
 - s4p channels, 10 Gbps
 - Advanced Tx/Rx w/ Dj, Rj, DCD
- SerDes EQ
 - 4-taps in Tx FFE and Rx DFE
 - Rx CTLE, 0-15, ~0-15dB boost
- EQ Preset Scenarios
 - 1: Tx taps ~half, CTLE=12
 - 2: Tx taps ~PCIe P7, CTLE=8
 - 3: Co-Optimize Tx & Rx CTLE
 - Rx DFE always "auto"











Circuit-based Channels



- 10 Gbps, same EQ options and jitter as S-param channels
- Length: 10" to 42", Lt_cd/bp: 0.015/0.009, ISI & Loss channels
- Permutations: 4 bp_len * 3 rx_len * 2 bp_via * 2 rx_via = 48
- Total Simulations: 48 * 3 EQ options = 144
- Manufacturing tolerances




Passive Characteristics, 48 Channels



Mix of Reflection- & Loss-Dominated Channels
20 dB Insertion Loss variation at 5 GHz




Eye Height Results




PAM4



- Co-Optimization becomes imperative
- Channels 10"-20"
- Eye Height vs EQ
 - PCle_P6
 - PCIe_P5
 - Co-Optimize
- OptimEye ~2x
 improvement
 Channel 3 eyes shown





SI

GUYS

AGENDA

- Introduction
- AMI & Equalization
- Maximizing Performance
- Summary

Use IBIS-AMI to Maximize Performance



Summary

- Serial Links have gone parallel
- Channel-specific SerDes equalization settings
 - Becoming imperative, new SI task
- Tools for deriving EQ settings
 - IBIS-AMI models
 - Pulse response analysis
 - Tx/Rx co-optimization
- 100% performance gains possible
 - Particularly on reflective channels







THANK YOU

PERSONAL PROPERTY AND IN THE PERSON PROPERTY AND INTERPORT AND INT

31



Questions?
